Samtec在PCI-SIG开发者会议上提供最新的32 Gt/s互连解决方案

  New Albany, IN: Samtec Inc., a privately held $822 MM global manufacturer of a broad line of electronic interconnect solutions, will showcase and demonstrate their latest high-performance interconnect and technologies at the PCI-SIG? Developers Conference 2019.

  Samtec high-speed technologies for Silicon-to-Silicon optimization will be on display, including new high-speed, high-bandwidth optical, board-to-board and cable-to-board interconnects. 56 Gbps PAM4 and 32 GT/s product demonstrations and technical sessions will also be highlighted.

5d083e4fde638-thumb.jpg

  Demonstrations:

  Scalable 32 GT/s Silicon Test Platform:

  Demonstration of configurable, next-generation GPU-based system combining a cable mesh backplane (AcceleRate? Slim Body Cable Assemblies) and next-generation Edge Rate? High-Speed Edge Card Connector topologies.

  56 Gbps PAM4 Active Product Demonstrator:

  The 56 Gbps PAM4 Active Product Demonstrator showcases Samtec’s comprehensive portfolio of high-performance interconnect in a typical data center chassis application.

  Technical Sessions:

  1:00 PM Tuesday, June 18, 2019 - Kevin Burt Sr. System Architect – Optical Systems

  Enable PCI Express? (PCIe? ) 5.0 System Design with Ethernet Architectures:

  As PCIe technology data rates increase to 32 GT/s, system SI becomes critical. As other interfaces (Ethernet, InfiniBand, etc.) achieve higher data rates, opportunities exist to leverage industry-wide techniques that optimize power, thermal efficiency and cost-effectiveness across the system. Samtec will explore options enabling PCIe technology system architects to achieve similar results.

  11:30 AM Wednesday, June 19, 2019 - Steve Krooswyk Sr. SI Engineer

  2GT/s Test Platform for AI and ML Implementations:

  Confident SI evaluation in emerging AI/ML forms factors and cable mesh topologies requires realistic interconnect stress. Current length extenders and multiple PCIe topologies present challenges for adequate SI evaluation. Samtec will present the advantages of next-generation Scalable 32 GT/s Silicon Test Platforms.

  The demonstrations can be seen in the Samtec booth at PCI-SIG Developers Conference 2019 at the Santa Clara (CA) Convention Center. The conference is June 18-19, 2019.

  For more information on the Samtec High-Performance Interconnect Portfolio, please visit www.samtec.com/s2s or e-mail SIG@samtec.com.


通知公告
编辑观点
理事会
参考资料
版权声明

凡《网络安全与数据治理》(原《信息技术与网络安全》)录用的文章,如作者没有关于汇编权、翻译权、印刷权及电子版的复制权、信息网络传播权与发行权等版权的特殊声明,即视作该文章署名作者同意将该文章的汇编权、翻译权、印刷权及电子版的复制权、信息网络传播权与发行权授予本刊,本刊有权授权本刊合作数据库、合作媒体等合作伙伴使用。同时,本刊支付的稿酬已包含上述使用的费用,特此声明。

《网络安全与数据治理》(原《信息技术与网络安全》)编辑部