飞思卡尔基于Power架构的MPC5121e/MPC5123 MCU数据手册

详情,请下载:嵌入式处理器MPC5121E.pdf

 

The MPC5121e/MPC5123 integrates a high performance e300 CPU core based on the Power Architecture Technology with a rich set of peripheral functions focused on communications and systems integration.


Major features of the MPC5121e/MPC5123 are:
? e300 Power Architecture processor core
? Power modes include doze, nap, sleep, deep sleep, and
hibernate
? AXE – Auxiliary Execution Engine
? MBX Lite – 2D/3D graphics engine (not available in
MPC5123)
? DIU – Display interface unit
? DDR1, DDR2, and LPDDR/mobile-DDR SDRAM
memory controller
? MEM – 128 Kbyte on-chip SRAM
? USB 2.0 OTG controller with integrated physical layer
(PHY)
? DMA subsystem
? EMB – Flexible multi-function external memory bus
interface
? NFC – NAND flash controller
? LPC – LocalPlus interface
? 10/100Base Ethernet
? PCI interface, version 2.3
? PATA – Parallel ATA integrated development environment
(IDE) controller
? SATA – Serial ATA controller with integrated physical
layer (PHY)
? SDHC – MMC/SD/SDIO card host controller
? PSC – Programmable serial controller
? I2C – inter-integrated circuit communication interfaces
? S/PDIF – Serial audio interface
? CAN – Controller area network
? BDLC – J1850 interface
? VIU – Video Input, ITU-656 compliant
? RTC – On-Chip real-time clock
? On-chip temperature sensor
? IIM – IC Identification module

通知公告
编辑观点
理事会
参考资料
版权声明

凡《网络安全与数据治理》(原《信息技术与网络安全》)录用的文章,如作者没有关于汇编权、翻译权、印刷权及电子版的复制权、信息网络传播权与发行权等版权的特殊声明,即视作该文章署名作者同意将该文章的汇编权、翻译权、印刷权及电子版的复制权、信息网络传播权与发行权授予本刊,本刊有权授权本刊合作数据库、合作媒体等合作伙伴使用。同时,本刊支付的稿酬已包含上述使用的费用,特此声明。

《网络安全与数据治理》(原《信息技术与网络安全》)编辑部