AvnetXilinxSpartan-3ADSPDaVinci数字视频开发方案
</a>人机视频系统" title="人机视频系统">人机视频系统" title="人机视频系统">人机视频系统, 机器人,可视电话以及汽车视频系统, 可视对讲和智能识别.本文介绍了Xilinx公司的3SD1800A-FG676 FPGA主要特性和TI 公司的TMS320DM6437 “DaVinci” DSP主要特性,以及开发平台的方框图,电路图。

The Spartan-3A DSP DaVinci Development Kit provides a platform for engineers designing with the Xilinx Spartan-3A DSP FPGA and Texas Instruments TMS320DM6437 Digital Signal Processor (DaVinci DSP). The board provides the necessary hardware to not only evaluate the advanced features of the Spartan-3A DSP and DaVinci DSP devices but also to implement complete user applications using peripherals on the Spartan-3A DSP DaVinci Development Kit and/or EXP modules connected to EXP expansion connectors on the Spartan-3A DSP DaVinci Development Kit.

Xilinx 3SD1800A-FG676 FPGA主要特性:

• Clocks

⎯ 125 MHz LVTTL SMT Oscillator

⎯ LVTTL Oscillator Socket

⎯ Programmable LVDS clock

• Memory

⎯ 128 M x 32-bit DDR2 SDRAM

⎯ 32 Mx8 Parallel / BPI Configuration Flash

⎯ 64 Mb SPI Configuration / Storage Flash (with 4 extra SPI selects)

• Interfaces

⎯ 10/100/1000 PHY

⎯ JTAG Programming/Configuration Port

⎯ RS232 Port

• Buttons and switches

⎯ 4 User LEDs

⎯ 8-position User DIP Switch

⎯ 4 User Push Button Switches

⎯ Reset Push Button Switch

• User I/O and expansion

⎯ EXP Expansion Connector (2)

• Configuration and Debug

⎯ JTAG

⎯ Eridon debug connector (SATA)

TI TMS320DM6437 “DaVinci” DSP主要特性:

• Clocks

⎯ 27 MHz SMT Oscillator

• Memory

⎯ 128 M x 32-bit DDR2 SDRAM

⎯ 32 Mx8 Parallel / BPI Configuration Flash

⎯ 64 Mb SPI Configuration / Storage Flash (with 4 extra SPI selects)

• Interfaces

⎯ 10/100 PHY

⎯ Stereo Audio Codec

⎯ JTAG Programming/Configuration Port

⎯ RS232 Port

⎯ Video DAC for component and composite video

• Buttons and switches

⎯ 4 User LEDs

图1.Spartan-3A DSP DaVinci开发板外形图

图2.Spartan-3A DSP DaVinci开发板方框图

图3.Spartan-3A DSP DaVinci开发板电路图(1)

图4.Spartan-3A DSP DaVinci开发板电路图(2)

图5.Spartan-3A DSP DaVinci开发板电路图(3)

图6.Spartan-3A DSP DaVinci开发板电路图(4)

图7.Spartan-3A DSP DaVinci开发板电路图(5)

图8.Spartan-3A DSP DaVinci开发板电路图(6)

图9.Spartan-3A DSP DaVinci开发板电路图(7)

图10.Spartan-3A DSP DaVinci开发板电路图(8)

图11.Spartan-3A DSP DaVinci开发板电路图(9)

图12.Spartan-3A DSP DaVinci开发板电路图(10)

图13.Spartan-3A DSP DaVinci开发板电路图(11)

图14.Spartan-3A DSP DaVinci开发板电路图(12)

图15.Spartan-3A DSP DaVinci开发板电路图(13)

图16.Spartan-3A DSP DaVinci开发板电路图(14)

图17.Spartan-3A DSP DaVinci开发板电路图(15)

图18.Spartan-3A DSP DaVinci开发板电路图(16)

图19.Spartan-3A DSP DaVinci开发板电路图(17)

图20.Spartan-3A DSP DaVinci开发板电路图(18)

图21.Spartan-3A DSP DaVinci开发板电路图(19)

图22.Spartan-3A DSP DaVinci开发板电路图(20)

图23.Spartan-3A DSP DaVinci开发板电路图(21)

图24.Spartan-3A DSP DaVinci开发板电路图(22)

图25.Spartan-3A DSP DaVinci开发板电路图(23)

图26.Spartan-3A DSP DaVinci开发板电路图(24)

图27.Spartan-3A DSP DaVinci开发板电路图(25)

Xilinx® Spartan®-3A DSP FPGA DaVinci™开发板材料清单:







详情请见:
https://www.em.avnet.com/Support%20And%20Downloads/xlx-spartan3a-dsp-davinci-dev-revc_041409.pdf

https://www.em.avnet.com/Support%20And%20Downloads/xlx-s3a_dsp_davinci_revC-sch_122108.pdf



通知公告
编辑观点
理事会
参考资料
版权声明

凡《网络安全与数据治理》(原《信息技术与网络安全》)录用的文章,如作者没有关于汇编权、翻译权、印刷权及电子版的复制权、信息网络传播权与发行权等版权的特殊声明,即视作该文章署名作者同意将该文章的汇编权、翻译权、印刷权及电子版的复制权、信息网络传播权与发行权授予本刊,本刊有权授权本刊合作数据库、合作媒体等合作伙伴使用。同时,本刊支付的稿酬已包含上述使用的费用,特此声明。

《网络安全与数据治理》(原《信息技术与网络安全》)编辑部