When designing with Field-Programmable Gate Arrays (FPGAs), design engineers have been challenged with FPGAs optimized for digital logic, including logic elements, core fabric, tools and process technology. When FPGAs are designed into analog solutions, the performance is limited in terms of cable length, data rate, reliability and more.
National is advancing Serializer/Deserialzer (SerDes) technology to the next level, with higher data-rate speeds, lower Input/Output (I/O) pin counts, longer interconnect support, tighter integration and FPGA friendly solutions.
凡《网络安全与数据治理》（原《信息技术与网络安全》）录用的文章，如作者没有关于汇编权、翻译权、印刷权及电子版的复制权、信息网络传播权与发行权等版权的特殊声明，即视作该文章署名作者同意将该文章的汇编权、翻译权、印刷权及电子版的复制权、信息网络传播权与发行权授予本刊，本刊有权授权本刊合作数据库、合作媒体等合作伙伴使用。同时，本刊支付的稿酬已包含上述使用的费用，特此声明。